Applicant: Kenneth C. Creta et al.

Serial No.: 10/035,034

Filed: December 27, 2001

Page : 7 of 10

Attorney Docket: 10559-639001 / P12351

<u>REMARKS</u>

Below, the applicant's comments are preceded by related remarks of the examiner set forth in small bold type.

Claims 1-6 and 8-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Glew et al. (5,561,780) in view of "The Cache Memory Book" by Jim Handy.

Regarding Claims 1-6 and 10, Glew et al. teaches a buffer 132 ("cache") with a number of cache-line sized storage locations 136 ("cache lines") and an eviction unit 139 enabled to evict data from the storage locations when partial writes fill a single storage location one storage portion 140 ("cache line has multiple portions") at a time. A thirty-two-byte validity filed 144 ("validity bit storage") keeps track of which of the thirty-two portions of each storage location has been written to and when all are full, the storage location ("cache line") is evicted (See Figure 4 and Column 4, lines 59-67 and Column 7, lines 1-30). Glew et al. also discloses that storage in the buffer 132 is very much like storage on an onchip cache unit (DCU), therefore, as DCU's, buffer 132 may store data corresponding to locations in main memory (See Column 1, lines 25-38 and Column 7, lines 30-32). Glew et al. does not teach buffer 132 being part of a coherency protocol. Handy teaches cache coherency which prevents stale data from being confused with current data (page 124). It would bave been obvious to one of ordinary skill in the art at the time the invention was made to integrate the cache coherency of Handy to the buffer of Glew et al. since this buffer behaves much like a cache and adding such protocol would prevent the confusion between good and useless data. It is understood that in integrating a cache coherency protocol to the invention of Glew et al., small delays in between data evictions must be added; adding such delays would be a tradeoff to be paid for the ability to differentiate between stale and current data.

The examiner acknowledges that Glew does not teach the buffer 132 (which stores uncacheable data) being part of a coherency protocol, but contends that combining Handy's cache coherency with Glew would have been obvious. Yet the examiner's position fails to give proper weight to what Grew himself says about cache coherency, which would have made a combination of Handy and Glew quite unobvious.

As Glew explains with respect to coherency, "processor ordering is ignored

Applicant: Kenneth C. Creta et al.

Serial No.: 10/035,034

Filed: December 27, 2001

Page : 8 of 10

Attorney Docket: 10559-639001 / P12351

for writes from the write-combining buffer. No delay between consecutive partial write operations is required since global observability is no longer necessary. ... no read-for-ownership or similar operation need be performed to read an entire line of uncacheable data into the write combining buffer." (col. 10:16-22) This is desirable because "a substantial reduction in graphics bandwidth is achieved." (col. 5:26-27)

In fact, Glew teaches away from operating the buffer in compliance with a cache coherent protocol: "[F]or data wherein the programmer wishes processor ordering to be preserved, the associated value is set to ensure that the data is not stored within the write-combining buffer and hence is not subject to a possible violation of processor ordering." (col. 11:58 to col. 12:2) In other words, if the programmer wants cache coherency to apply, he is told by Glew to make sure that the data is not stored in the buffer.

The examiner accepts that making the Glew buffer comply with a cache coherent protocol would add delays but asserts that "adding such delays would be a tradeoff to be paid for the ability to differentiate between stale and current data." However, because all of the data stored in the write-combining buffer are going to be used in a later step, there is no reason to differentiate between stale and current data. The data are all current and are all sent to the display device 124. Therefore, adding the delays as suggested by the examiner would not represent a "tradeoff" because there simply is no countervailing benefit to be achieved in exchange for the cost of the delays.

Claims 2-6 and 10 are patentable for at least the same reasons as claim 1.

Regarding Claims 13, 15, 18, 22-26 and 28, Glew et al. teaches a buffer 132 ("cache") with a number of cache-line sized storage locations 136 ("cache lines") being written to through the use of a write combining unit 138, and an eviction unit 139 enabled to evict data from the storage locations when partial writes fill a single storage location one storage portion 140 ("cache line has multiple portions") at a time. A thirty-two-byte validity filed 144 ("validity bit storage") keeps track of which of the thirty-two portions of each storage location has been written to and when all are full, the storage location ("cache line") is evicted (See Figure 4 and Column 4, lines 59-67 and Column 7, lines l-30). Glew et al. also discloses that storage in the buffer 132 is very much like

Applicant: Kenneth C. Creta et al.

Serial No.: 10/035,034

Filed: December 27, 2001

Page : 9 of 10

Attorney Docket: 10559-639001 / P12351

storage on an on-chip cache unit (DCU), therefore, as DCU's, buffer 132 may store data corresponding to locations in main memory (See Column 1, lines 25-38 and Column 7, lines 30-32). Glew et al. does not teach buffer 132 being part of a coherency protocol. Handy teaches cache coherency which prevents stale data from being confused with current data (page 124). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the cache coherency of Handy to the buffer of Glew et al. since this buffer behaves much like a cache and adding such protocol would prevent the confusion between good and useless data. It is understood that in integrating a cache coherency protocol to the invention of Glew et al., small delays in between data evictions must be added; adding such delays would be a tradeoff to be paid for the ability to differentiate between stale and current data. Additionally, although the write transaction of Glew et al. are not initiated directly by a input/output device, these transactions, which are initiated by a microprocessor, could be initiated indirectly, through the microprocessor, by the input/output device 125 (Figure 3).

Claims 13, 15, and 18 are patentable for at least the same reasons as claim 1.

Claim 22 recites "initiating write transactions by an input/output device to write data." The examiner acknowledges that Glew does not disclose initiating write transactions by an input/output device, but contends that write transactions could be initiated indirectly, through the microprocessor, by the input/output device 125. The examiner's speculation, even if true, that Glew's write transactions could be initiated indirectly is insufficient to establish that doing so would have been obvious from Glew. In this regard, the applicant notes the portion of the applicant's background that states: "Data caching is typically not done when input/output (I/O) devices write data to main memory because it is unlikely that another transaction will involve the same address as the data previously written by I/O devices. Therefore, a computer chipset that manages data transfers to and from I/O devices typically forwards the write data directly to main memory without caching the data." (page 2, lines 4-7)

The applicant respectfully requests the examiner to support his assertion by indicating which passages in Glew would have made obvious the portions of the applicant's claim that recite: "initiating write transactions by an input/output device to write data [and] writing the data into a cache memory."

The remaining dependent claims are patentable for at least the same reasons

Attorney Docket: 10559-639001 / P12351

Applicant: Kenneth C. Creta et al.

Serial No.: 10/035,034

: December 27, 2001

Page

: 10 of 10

as the claims on which they depend.

The fact that the applicant has given replies to certain arguments of the examiner does not mean that the applicant concedes any other arguments of the examiner. The fact that the applicant has argued for the patentability of certain claims, does not mean that there are not other good reasons for the patentability of those claims, or other claims.

Please apply any charges or credits to deposit account 06-1050, referencing attorney docket 10559-639001.

Respectfully submitted,

Rex Huang* for

David L. Feigenbaum

Reg. No. 30,378

Fish & Richardson P.C. 225 Franklin Street

Boston, MA 02110-2804 Telephone: (617) 542-5070 Facsimile: (617) 542-8906

* See attached document certifying that Rex Huang has limited recognition to practice before the U.S. Patent and Trademark Office under 37 CFR § 10.9(b).

20815127.doc

BEFORE THE OFFICE OF ENROLLMENT AND DISCIPLINE UNITED STATES PATENT AND TRADEMARK OFFICE

LIMITED RECOGNITION UNDER 37 CFR § 10.9(b)

Rex Huang is hereby given limited recognition under 37 CFR § 10.9(b) as an employee of the Fish & Richardson P.C. law firm to prepare and prosecute patent applications wherein the patent applicant is the client of the Fish & Richardson P.C. law firm, and the attorney or agent of record in the applications is a registered practitioner who is a member of the Fish & Richardson P.C. law firm. This limited recognition shall expire on the date appearing below, or when whichever of the following events first occurs prior to the date appearing below: (i) Rex Huang ceases to lawfully reside in the United States, (ii) Rex Huang's employment with the Fish & Richardson P.C. law firm ceases or is terminated, or (iii) Rex Huang ceases to remain or reside in the United States on an H1B visa.

This document constitutes proof of such recognition. The original of this document is on file in the Office of Enrollment and Discipline of the United States Patent and Trademark Office.

Expires: May 16, 2004

Harry I. Moatz

Director of Enrollment and Discipline